VHDL程序错误 Error (10482):VHDL error at washtop.vhd(33):object "o" is used but not declared求助library ieee;use ieee.std_logic_1164.all;use ieee.std_logic_unsigned.all;entity washerTop isport(load,start,clk :in std_logic;k :in std_logic_vector
来源:学生作业帮助网 编辑:作业帮 时间:2024/07/03 04:19:48
![VHDL程序错误 Error (10482):VHDL error at washtop.vhd(33):object](/uploads/image/z/12881156-68-6.jpg?t=VHDL%E7%A8%8B%E5%BA%8F%E9%94%99%E8%AF%AF+Error+%2810482%29%3AVHDL+error+at+washtop.vhd%2833%29%3Aobject+%22o%22+is+used+but+not+declared%E6%B1%82%E5%8A%A9library+ieee%3Buse+ieee.std_logic_1164.all%3Buse+ieee.std_logic_unsigned.all%3Bentity+washerTop+isport%28load%2Cstart%2Cclk+%3Ain+std_logic%3Bk+%3Ain+std_logic_vector)
VHDL程序错误 Error (10482):VHDL error at washtop.vhd(33):object "o" is used but not declared求助library ieee;use ieee.std_logic_1164.all;use ieee.std_logic_unsigned.all;entity washerTop isport(load,start,clk :in std_logic;k :in std_logic_vector
VHDL程序错误 Error (10482):VHDL error at washtop.vhd(33):object "o" is used but not declared求助
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity washerTop is
port(
load,start,clk :in std_logic;
k :in std_logic_vector(5 downto 0);--数据开关,设置时间
a,b,c,d,e,f,g :out std_logic;
time_remain :buffer std_logic_vector(3 downto 0) );
end washerTop;
architecture top of washerTop is
component settime
port( load:in std_logic;
k :in std_logic_vector(5 downto 0);
o :out std_logic_vector(3 downto 0)
);
end component;
component counter
port( clk,start :in std_logic;
k :in STD_LOGIC_VECTOR(3 downto 0);
time_remain :BUFFER STD_LOGIC_VECTOR(3 DOWNTO 0);
time_is_up :out std_logic
);
end component;
component showtime
port( remain_time :in std_logic_vector(3 downto 0);
a,b,c,d,e,f,g :out std_logic
);
end component;
begin
U0:settime
port map(load,k,o);
U1:counter
port map(clk,start,o,time_remain,timeUp );
U2:showtime
port map(time_remain,clk,a,b,c,d,e,f,g);
end top;
VHDL程序错误 Error (10482):VHDL error at washtop.vhd(33):object "o" is used but not declared求助library ieee;use ieee.std_logic_1164.all;use ieee.std_logic_unsigned.all;entity washerTop isport(load,start,clk :in std_logic;k :in std_logic_vector
begin
U0:
前面加上这句:
SIGNAL time_is_up :STD_LOGIC;
SIGNAL o,remain_time:STD_LOGIC_VECTOR(3 DOWNTO 0);